

CS162 - Operating Systems and Systems Programming

Address Translation => Paging

David E. Culler

http://cs162.eecs.berkeley.edu/

Lecture #15

Oct 3, 2014

Reading: A&D 8.1-2, 8.3.1. 9.7 HW 3 out (due 10/13) Proj 1 Final 10/8, 10/10

Virtual Memory Concepts



- Segmentation
 - virtual addressing scheme constructed as a collection of variable sized objects
 - » big objects (code, static data, heap, stack)
 - » smaller objects (???)
 - addresses of the form <seg id><offset>
 - are translated into
 - » a physical memory address (holding the data),
 - » an address translation fault, or
 - » a violation (seg fault) due to range or mode
 - by indexing into a segment table for STE
 - » base : bounds : access bits
 - or through segment registers (ala x86)

Virtual Memory Concepts




- Segmentation
 - virtual addressing scheme constructed as a collection of variable sized objects
- Paging
 - virtual addressing scheme in which a flat address space is broken into fixed size chunks
 - addresses are of the form <page#><offset>
 - » no particular semantic content
 - are translated into
 - » a physical memory address (holding the data),
 - » an address translation fault (page fault), or
 - » a violation (seg fault) due to range or mode
 - by indexing into a page table for PTE
 - » frame # : access bits



Where does a process live when it is not in memory?


Virtual-Physical Address Translation






What Mechanism for Translation?





What Mechanism for Translation?






Address Translation Structures



- Segment table
 - ST[seg#] := I base addr I length I flags I
 - $-VA(s, o) \Rightarrow PA = ST[s].base + o$
- Page Table
 - PT[pg#] = I frame # I flags I
 - $-VA(p:o) \Rightarrow PA = PT[p].frame:o$
- Paged Segments
- 2-Level Page Table
- Inverted Page Table

Who does what when?





Issues for address translation mechanism



- Fault occurs if any step along the VA => PA translation cannot complete
 - protection or length violation
 - page or segment not present (non-existent or on disk)
 - internal lookup steps
- Page tables (and segment tables) reside in memory
 - how much memory to they take?
- Virtual address space is (typically) large compared to physical memory space

Bit of historical perspective



- 60's Multics Timesharing & Segmentation
- 70's Unix on PDP-11 16-bit mini computerer
- vax780 32-bit minicomputer => VMS &BSD Unix
 - 32-bit virtual addresses (4 GB), MBs of RAM, ~GB of disk
- <1980 personal computer, i8086
 - 16 bit word size
 - < 640kb physical memory (2²0)
 - segments provided additional 4 bits
 - $PA_{20} = SegReg_{16} * 16 + Addr_{16}$
- 1982 workstation:
 - MC68000 32/16 bit machine, large (24 bit) PA
 - i80286 16 bit, segment descriptors => seg registers, complex
- mid 80s: 32-bit microprocessor arrives
 - i80386 (segments + paging)

Admin break



- Project
- Slip days
- Pressure Relief Valve




Bit of historical perspective




- vax780 32-bit minicomputer
 - few MBs of RAM (PA ~20+ bits), GB disk, 4 GB VA space
- 16-bit micros
- 32-bit microprocessor arrives
 - i80386 (segments + paging), MC680x0
 - RISC, SPARC, MIPS, M88000
 - 10s MBs of RAM, GBs of disk
- => Mapping GBs of Virt. Address Space requires MBs of RAM for page tables!
 - multi-level translation (page the page table !!!)


Page Table Resouces




How has OS design choices been influenced by technological change?








Example: Two-Level Paging



Example: Two-Level Paging



Question



 How many memory accesses per fetch, load, or store with 2-level page table?

Where can a page fault occur?

Multi-level Translation Analysis



Pros:

- Only need to allocate as many page table entries as we need for application – size is proportional to usage
 - » In other words, sparse address spaces are easy
- Easy memory allocation
- Easy Sharing
 - » Share at segment or page level (need additional reference counting)

Cons:

- One pointer per page (typically 4K 16K pages today)
- Page tables need to be contiguous
 - » However, previous example keeps tables to exactly one page in size
- Two (or more, if >2 levels) lookups per reference
 - » Seems very expensive!

So how do we make address translation go fast?



- Large memories are slow (larger the slower)
- Fast memories are small
- Really fast storage (registers) are really small
- How do we get a small <u>average</u> memory access time for a LARGE memory?
- Harness probability
 - temporal locality: recently access things likely to be accessed again soon
 - spatial locality: things near recently accessed thing are likely to be accessed soon too
- AMAT = P_{hit} x Time_{hit} + (1-P_{hit}) x Time_{miss}
- Caching !!!


Where are we depending on caching already?



- When we load a page from disk to memory (page fault)
- · we are likely to access it many times while it is resident
 - $\sim 10 \text{ ms } (0.001 \text{ s}) \text{ to load it}$
 - @ 1 GHz that is 10 million cycles
- we are likely to access other items in the page
 - 4KB => much larger pages

Translation Look Aside Buffer (TLB)





- TLB holds mapping (page # -> frame #) for recently accessed pages
- on hit, avoid reading PT
- on miss, read PTE into TLB

RAM?



Memory


2000

Microprocessor

2005

2010

Source: Intel



10¹

10^Q

1960

1965

1970

1975

1980

1985

1990


1995

10/3/14

CS162


Costs





How has OS design choices been influenced by technological change?






Bit of historical perspective



- vax780 32-bit minicomputer
 - few MBs of RAM (PA ~20+ bits), GB disk, 4 GB VA space
- 16-bit micros
- mid 80's 32-bit microprocessor arrives
 - i80386 (segments + paging)
 - RISC, SPARC, MIPS, M8800
 - 10s MBs of RAM, GBs of disk
- => Mapping GBs of Virt. Address Space requires MBs of RAM for page tables!
 - multi-level translation (page the page table !!!)
- ~10 GBs of RAM (!!!) => I VA I < I PA I again
- ~2005 64-bit processors arrive
- | VA | >> | PA |


Inverted Page Table

- With all previous examples ("Forward Page Tables")
 - Size of page tables is at least as large as amount of virtual memory allocated to ALL processes
 - Physical memory may be much, much less
 - » Much of process' space may be out on disk or not in use



- Answer: use a hash table
 - Called an "Inverted Page Table"
 - Size is independent of virtual address space
 - Directly related to amount of phy mem (1 entry per phy page)
 - Very attractive option for 64-bit address spaces (IA64, PowerPC, UltraSPARC)
- Cons: Complexity of managing hash chains in hardware

Summary: Inverted Table



Address Translation Comparison

	Advantages	Disadvantages
Segmentation	Fast context switching: Segment mapping maintained by CPU	External fragmentation
Paging (single-level page)	No external fragmentation, fast easy allocation	Large table size ~ virtual memory Internal fragmentation
Paged segmentation	Table size ~ # of pages in virtual	Multiple memory references per page
Two-level pages	memory, fast easy allocation	access
Inverted Table	Table size ~ # of pages in physical memory	Hash function more complex Aliasing

Summary of Translation



- Memory is a resource that must be multiplexed
 - Controlled Overlap: only shared when appropriate
 - Translation: Change virtual addresses into physical addresses
 - Protection: Prevent unauthorized sharing of resources
- Simple Protection through segmentation
 - Base + Limit registers restrict memory accessible to user
 - Can be used to translate as well
- Page Tables
 - Memory divided into fixed-sized chunks of memory
 - Offset of virtual address same as physical address
- Multi-Level Tables
 - Virtual address mapped to series of tables
 - Permit sparse population of address space
- Inverted page table: size of page table related to physical memory size

Segments vs Pages



- Segments reflects a design philosophy that hardware capability should closely match software structure.
 - object oriented program => hardware protection of objects => OS management of object placement in the storage hierarchy
- Challenge of segment size
 - large segments => easy translation, memory allocation hard
 - small segments => translation overhead
 - ⇒code, data, stack, heap, shared library (just a few)
- Main value is sharing
 - in a flat address space, where does a shared library go?
- Segments don't match programming languages well
 - what is the structure of a pointer? seg:offest vs addr
 - is it unique?
- Large flat address space is simpler & empty space